New technical paper titled “Improving stability in two-dimensional transistors with amorphous gate oxides by Fermi-level tuning” from researchers at Institute for Microelectronics, TU Wien, AMO GmbH, University of Wuppertal, and RWTH Aachen University.

Abstract “Electronic devices based on two-dimensional semiconductors suffer from limited electrical stability because charge carriers originating from the semiconductors interact with defects in the surrounding insulators. In field-effect transistors, the resulting trapped charges can lead to large hysteresis and device drifts, particularly when common amorphous gate oxides (such as silicon or hafnium dioxide) are used, hindering stable circuit operation. Here, we show that device stability in graphene-based field-effect transistors with amorphous gate oxides can be improved by Fermi-level tuning. We deliberately tune the Fermi level of the channel to maximize the energy distance between the charge carriers in the channel and the defect bands in the amorphous aluminium gate oxide. Charge trapping is highly sensitive to the energetic alignment of the Fermi level of the channel with the defect band in the insulator, and thus, our approach minimizes the amount of electrically active border traps without the need to reduce the total number of traps in the insulator.”

Find the open access technical paper here and the IEEE additional writeup here. Published June 2022.

Knobloch, T., Uzlu, B., Illarionov, Y.Y. et al. Improving stability in two-dimensional transistors with amorphous gate oxides by Fermi-level tuning. Nat Electron (2022). https://doi.org/10.1038/s41928-022-00768-0

Visit Semiconductor Engineering’s Technical Paper library here and discover many more chip industry academic papers.

Name* (Note: This name will be displayed publicly)

Email* (This will not be displayed publicly)

Increased transistor density and utilization are creating memory performance issues.

Heterogeneous designs and AI/ML processing expose the limitations of existing methodologies and tools.

The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.

Disaggregating SoCs into multiple chips introduces potential issues that may take years to show up.

Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.

100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.

From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.

Some of the less common considerations for assessing the suitability of a system for high-performance workloads.

Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.

Different interconnect standards and packaging options being readied for mass chiplet adoption.

Engineers are finding ways to effectively thermally dissipate heat from complex modules.

Increased transistor density and utilization are creating memory performance issues.